Normal view
MARC view
System analysis and design (Topical Term)
Machine generated authority record.
Work cat.: (OSt)3489: Palnitkar, Samir 14360, Verilog HDL: a guide to digital design and synthesis (with CD), c2003